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FOREWORD
The Systems Technology Laboratory (STL) is a computational
re pearch facility located at the Goddard Space flight Center
of the National Aeronautics and Space Administration (NASA,/
GSFC). The STL was established in 1478 to conduct research
in the area of flight dynamics systems development. The
laboratory consists of a VAX-11/780 and a POP-11/70 computer
system, along with an image-processing device and some
microprocessors. The operation of the Laboratory is managed
by NASA/GSFC (Systems Development And Analysis Branch) and
is supported by SYSTEX, Inc., Computer Sciences Corporation,
and General Software Corporation.
The main goal of the STL is to investigate all aspects of
systems development of flight dynamics systems (software,
firmware, and hardware), with the intent of achieving system
reliability while reducing total system costs. The flight
dynamics systems include the following: (1) attitude deter-
mination and control, (2) orbit determination and control.,(3) mission analysis, (4) software engineering, and (5) sys-
tems engineering. The activities, findings, and recommenda-
tions of the STL are recorded in the Systems Technology
Laboratory Series, a continuing series of reports that In-
cludes this document. A version of this document was also
issued as Computer Sciences Corporation document
CSC/TM-80/6086.
The primary contributors to thia document include
Charles M. Shonitz	 (Computer Sciences Corporation)
o'
	
other contributors include
Frank McGarry	 (Goddard Space Flight Center)
Keiji Tasaki	 (Goddard Space Flight Center)
Single copies of this document can be obtained by writing to
Keiji Tasaki
Code 582.1
NASA/GSPC
Greenbelt, Maryland 20771
t
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ABSTRACT
This document is intended as a guide for National Aeronautics
and Space Administration (NASA) management personnel who
stand to benefit from the lessons learned in developing
microprocessor-based flight dynamics software systems. The
essential functional characteristics of microprocessors are
presented. The relevant areas of system support software
are examined, as are the distinguishing characteristics of
flight dynamics software. Design examples are provided to
illustrate the major points presented, and actual develop-
ment experience obtained in this area by Computer Sciences
Corporation personnel under contract to NASA Goddard Space
Flight Center Code 582 is provided as evidence to support
the conclusions reached.
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SECTION 1 - INTRODUCTION
Since October 1977 0
 the Orbit Systems Operation of Computer
sciences Corporation 4CSC) has been supporting the National
Aeronautics and Space Administration's Goddard Space rligixt
Center (NASA/GSFC) in the development of flight dynamics
software for implr-Aentation on microprocessor hardware.
	 The
main project has been the development of an orbit determina-
tion program tailored specifically for updating the orbit of
the Solar Maximum Mission (SMM)
	
spacecraft using satellite-
to-satellite tracking (SST) data, with a Tracking Data and
Relay Satellite (TORS) as the relay satellite.
	 Thi estima-
tion scheme used in this program is the extended Kalman fil-
ter.	 The entire system was implemented on two interconnected
National Semiconductor Corporation IMP-16 microprocessor sys-
tems with programmable read-only memory (PROM). 	 The system
was nicknamed "the shoebox" because of its portability and
its diminutive size for a full computing system.
	 The appli-
cation software was developed on an IMP-16P development sys-
tem with floppy disk, primarily using SM/PL, a structured,
higher level language.	 The system terminal is the Texas
Instruments Silent 700, a portable, "intelligent," nonimpact
printing terminal.
	 A related, but independent, system devel-
oped concurrently with the shoebox is the INTEL 8080 Orbit
Propagator.	 It was developed on a Tektronix 8002 development
system with a floppy-disk-based operating sy r;tem, using a
version of the FORTRAN language.
It is hoped that the experiences encountered during the d,e-
velopment, of these systems can serve as a guide in the de-
cisionmaking processes for initiating microprocessor-based
flight dynamics systems in the future. One purpose of this
document is to encapsulate those experiences for such use.
Another purpose is to present views of current microproc-
essor hardware, current software development practices, and
the special requirements for developing flight dynamics soft-
ware in general and orbit determination scftware in particu-
lar and then fuse this information into meaningful guidelines
for f uture projects.
It is assumed that readers of this document are not fully
familiar with many aspects of software development, small
machine hardware, flight dynamics analysis, and numerical
analysis. Basic information and references are provided
prior to the main discussions of the microprocessor experi-
ence gained thus far.
Section 2 of this document contains descriptions of the gen-
eral trends in computer hardware and software to the present,
as well as the background of the orbit determination work on
microprocessors performed by CSC for GSFC.
	 Section 3 pro-
vides an overview of modern software development practices,
with a slant toward the applications of interest here.	 Sec-
tion 4 lists many special considerations that usually must
be made when developing scientific software for a small ma-
chine.	 Section 5 briefly describes special considerations
involved in microprocessor hardware and software problem
diagnosis.	 Section 6 describes the design of two possible
microprocessor-based orbit determination systems. 	 Section 7
reviews the experiences encountered in developing the orbit
applications as particular examples of flight dynamics soft-
ware on microprocessor-based hardware. 	 Section 8 summarizes
the guidelines derived in this document.
	 Memoranda issued
during this development project concerning SM/PL compiler
bugs are reproduced in Appendixes A and B.
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1-2
	r
	
SECTION 2 - BACKGROUND
Before embar'%ing upon a discussion of the hardware revolu-
	
1	 tion that has brought about the microprocessor, it is neces-
	
-t	 sary to provide a working dutinition of a microprocessor. .A
microprocessor is a computer central processing unit (CPU)
that is contained on chips that are products of large-scale
integration electronics technology. Usually the CPU is con-
tained within one large-scale integration chip; the accept-
ance or rejection of a processor as a microprocessor based
upon the number of chips comprised in the CPU is not of con-
	
:	 tern here. The term "microcomputer" is reserved for any
configuration containing a CPU chip(s), memory, and interface
circuits (i.e., a functional computing package based upon a
microprocessor). Because the primary concern here is with
orbit and attitude applications of microprocessor-based
technology, the terms "microprocessor". and "microcomputer"
are used interchangeably.
Section 2.1 discusses both the revolution in electronics that
brought about the microprocessors of today and the revolution
in software development techniques. Section 2.2 character-
izes orbit applications and reviews the histor y of micro-
processor orbit applications performed by CSC for GSFC.
2.1 COMPUTER HARDWARE REVOLUTION VERSUS SOFTWARE EVOLUTION
This section provides a brief summary of the dramatic change
(tl,,uly a revolution) that has taken place in the brief life-
time (30-odd years) of the electronic digital computer. In
this section, the point is made that the microprocessor is
being groomed as the successor to the minicomputer while at
the same time opening up new areas of application such as the
home computer. Because the technology is rather new, signs
Y
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of growing pains exist, and these are pointed out. Finally,r	 .
the progress made in software development methods is briefly
examined to facilitate full comprehension of the need for
considering software development techniques, even within a
new, highly altered hardware envi.rortment.
2.1.1 COMPUTER HARDWARE REVOLUTION
The electronic digital computer originated shortly after
World. War II. Since that time, the electronics industry,
the source of the computer's basic components, has itself
made tremendous strides in the miniaturization of components.
This trend has been accompanied by a general increase in
speed (of device response) and a dramatic decrease in cost.
In the computer industry, the vacuum tube was replaced with
semiconductor components such as the transistor and the
diode) in the mid-1950s. The compaction of discrete semi-
conductor devices onto small plates, or chips, marked the
beginning of integrated circuit (IC) technology. The devel-
opment of small-scale integration (SST) and medium-scale in-
tegraL-*on
 (MSI) of circuits was reflected in the computer
industry by the advent of production of minicomputers by the
late 1960s. The next step in this progression was the
achievement of large-scale integration (LSI) of circuits,
t
which gave rise to the microprocessor.
The magnitude of change can be judged from the following:
R
by the early 1970s, the minicomputer was smaller by a factor
of 1000 or more than the machines of approximately 20 years
t
before and, while being more powerful, cost approximately
1/100 as much as the older machines
	 (Reference 1, page: 1).
A Many of the first-generation minicomputers specified in
k Appendix A of Reference 1 are capable of	 performing only
fixed-point multiplication or division of 16-bit arguments
in 10 to 40 microseconds.	 Table 2-1	 (from References 2 and 3)
r(
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fshows that microproiessors have caught up with, and in many
cases overtaken, these first-generation minicomputers.	 A1 -
though the results of a well-prepared series of benchmark
tests (the accepted means of comparing different machines)p	 p	 9
are not presented here, the occurrence of a revolution in
hardware can noneth-less be easily appreciated, in that an
electronic board or caged set of boards may be able to sup-
plant the minicomputer of 10 years ago. 	 Although it is
possible to conclude at this point that microcomputer hard-
ware can replace first- generation minicomputers,, caution
should be exercised before committing resources to a micro-
* processor system for an area where it may not be suitable.
Another evolutionary (or, rather, revolutionary) path that
can be traced for the development of the microprocessor is
that stemming from combinatorial logic, or Boolean algebraic
expression, implementations. 	 These electronic arrays of
logic eventually became programmable logic arrays (PLAs),
many of them being reduced to an LST chip. 	 Their program-
mability lies in the capability of tailoring a mass-produced
general logic array chip to a particular application.
	
The
chip would then act as a combinatorial logic, or gating proc-
ess, for several binary inputs (usually simultaneous).	 From
_>> this alternative view of microprocessor development, the next
logical step was to place on a chip full programming capa-
bilities in the sense of a von Neumann machine, i.e., the
standard digital computer as it is currently known.
	
Programs
could then be fixed in memory (in PROM, to be first discussed
in Section 3.2) to provide control that could not have been
achieved easil y , if at all, with the hardwiredatin	 roc-9	 ^` p
esses of the PLAs.	 (For further details concerning PLAs and
k their relation to microprocessors, see Reference 4.)
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Table 2-1, Integer Operation Execution
Time Comparison
EXECUTION TIME (MICROSECONDS)
OPERATION
	
LSI.11103
	 Z-8000	 9080A
	
Z•80A
	 PDP-11/45
t t;i1't	 1.72	 2.26	 9.61	 6,25	 2.06
MULTIPLY
	
24,52
	 17.60	 --	 -	 6,64
NOTES; 1. ALL OPERATIONS ARE 16 . 81T (INTEGER).
2. THE DATA FOR VIE LSI . 11 WERE OBTAINED FROM REFERENCE 4, APPENDIX A. THE OTHER DATA
WERE TAKEN FROM REFERENCE 3.
3, ONLY THE PDP•11/46 IS A MINICOMPUTER, THE OTHER PROCESSORS ARE MICROPROCESSORS.
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2.1.2	 MICROPROCESSOR APPLICATIONS
A good starting point for surveying the range of current mi-
croprocessor applications is a review of minicomputer appli-
cations by the early 1970s. 	 First, the minicomputer was used
in applications where the computing power of a big machine
would be wasted.
	
Second, the minicomputer entered areas
' where a large machine could be replaced by one or more mini-
computers with a substantial cost reduction realized. 	 Fi-
x pally, the physical limitations (power, space, cooling) of
the placement of a large machine could be ignored with the
new, downsized hardware. 	 Thus, typical minicomputer appli-
cations in the early 1970s included the following (Refer-
ence 1, page 7):
' •	 Process control--chemical plant, experimental lab-
oratory
•	 Devise control--typesetting machine, optical char-
acter scanner
•	 Data transfer control--data communication network
^
o	 Problem solving--scientific problems, business data
processing, students' homework problems
{ A quick ourvey today would show that microprocessors are
±
fast becoming the heirs to minicomputers in the applications
cited aboveReference 5	 pages 159 and 215 . 	 Also	 from the(	 ^	 P	 g	 )
gains that microprocessors have made in achieving extreme
cost reductions and minimal environmental supports, many new
areas have opened up for the microprocessor that were not
suitable for the minicomputer, the most radical being that of
the general home market.	 The impact of this new market being
opened is that a major portion of microcomputer hardware:: and
software is being geared for novice use.	 The professional in
search of microprocessor-based systems to support computa-
tionally complex applications	 (i.e., applications that
?.;	 r 2-5
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require the implementation of a variety of mathematical func-
tions, such as flight dynamics) must be extremely cautious,
because the field is much more limited in hardware suitable
for such applications.
2.1.3 GROWING PAINS OF A NEW INDUSTRY
The release of new products in any field cannot be expected
to be entirely free of kinks and bugs. Time and widespread
usage must still be considered the ultimate tests of a prod-
uct's reliability. A brief recounting of bugs found in new
16-bit microprocessors is offered below as an example of the
existence of such developmental problems.
In the March 1979 issue of BYTE magazine ( Reference 3), a
preview was given of the Zilog Z-8000 microprocessor chip.
In addition to its commendable specifications of speed, al-
ready
 presented in Table 2-1, the following features were
announced:
•	 Memory management hardware (e.g., storage write
protection)
•	 Powerful, multimode instruction set
•	 Possible system bus structure oriented toward high-
performance network systems
•	 Disk-based development system with higher level
languages
The article's author called the Z-8000 "the best thing yet
for personal [this author's emphasis] applications which in-
volve number crunching."
Just 1 year later in the same journal (Reference 6), the fol-
lowing facts were disclosed. The preproduction samples of
the Z-8000 reportedly did not execute all instructions cor-
rectly. In addition, various peripheral devices and chips
(e.g., the memory man agement chip) were unavailable, as was
2-6
software from the manufacturer or other vendors, at the time
of writing. The preproduction samples of the Motorola 68000
(16-bit) microprocessor also exhibited symptoms of improper
instruction execution and incapability of executing at the
maximum rated speed.
1.4 SOFTWARE EVOLUTION
This section provides a brief discussion of the overall
change in software development facilities, or system support
software. A closer view of specific facilities and the im-
plications of their presence or absence in the development
of computationally complex software is presented in subse-
quent sections. In contrasting the progress made in machine
hardware with the changes in software development methods,
it 'must be borne in mind that the advances in hardware are
restricted to one area of technology, whereas the activity
of developing software applications and system support soft-
ware involves working with new areas of logic, human-to-
machino interfaces, and htuiian-to-human interfaces.
The -)^.-oblems of understanding and handling the new areas of
logic and interfacing have only relatively recently been par-
tially identified and attacked. Therefore, the chanqes in
software have been much less dramatic than those in machine
hardware. in addition, the computer applications being under-
taken have become so ambitious and complex as to merit the
des criptions of "nearly impossible" and "utterly absurd"
(Reference 7 1 pages 252 through 253), thus aggravating the
already wide disparity between the states of the art of hard-
ware and software technologies.
It is not surprising that by the early 1970s it was recog-
nized that there was a widening gap in the cost of software
versus the cost of hardware. Studies showed that in some
large-scale computer applications, approximately 75 percent
1
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of the cost was attributed to software development, and the
remainder was expended 4.n hardware purchases. It was pre-
dicted that by 1985 the software/hardware cost ratio would
reach 90110 (Reference 8). The point to be made here is that
when choosing a software development configuration for a
given application, the availability of proper software devel-
opment facilities (discussed in Section 3) should not be sac-
rificed in order to achieve only a savings in hardware,
because the penalties incurred (lack of reliability due to
rushed system testing, programmer morale deterioration, ac-
celerated obsolescence) by delays encountered during system
development will probably far exceed the hardware savings.
2.2 ORBIT APPLICATIONS
With a cursory view of the hardware revolution that gave rise
to the microprocessor having been provided in Section 2.1,
this section examines the application of the new technology
to flight dynamics problems. Section 2.2.1 specifies the
characteristics of flight dynamics problems in general and
the orbit determination problem in particular that are of
primary importance in dictating the choice of computing sys-
tems for their solution. Section 2.2.2 presents the original
overall plans that were proposed in Code 582 of GSFC for a
microprocessor-based network for orbit azA attitude simula-
tion and determination. Section 2.2.3 provides an evaluation
of the CSC microprocessor orbit determination software de-
velopment activities performed for GSFC.
2.2.1 SALIENT CHARACTERISTICS OF ORBIT DETERMINATION WORK
x
Several, characteristics of orbit determination work set it
apart from many other problems, scientific or otherwise,
` y	that have been attacked with microprocessor-based technology..
2-8
C
aThese characteristics, many of which are applicable to flight
dynamics problems other than orbit determination, are as
follows:
1. The computer's work (in this case, number crunching)
is basically CPU bound.
2. A high-precision representation of numbers is re-
quired.
3. Large data structures must be used during some com-
putations.	 The use of peripherals here would be
too slow, implying that storage in memory is neces-
sary.
4. There is little parallelism in the usual division
of the problem into its mathematical components,
although a small degree of parallelism is pointed
out in the design example of Section 6.
	
The steps
of force evaluation, integration, observation mod-
eling, and filtering are basically sequential.
5. Parallelism of specific operations in the form of
Vector or array processing is of a small dimension
as compared to weather prediction or diffusion
problems (numerical solution of partial differen-
tial equations).	 Nevertheless, special hardware
units for Kalman filtering problems have been built
(Reference 9, pages 94 through 102 and 172 through
178)	 for large machines.	 A special high-speed vec-
torprocessor suitable for the LSI-11 microcomputer
has been built and used (Reference 10).	 There is
no reason in principle why microprocessor-based
systems for orbit determination work could not prof-
it from such hardware as long as (a) modern soft-
ware development methods could still be used in the
implementation process and (b) the hardware is flex-
ible enough to accept dimension as an input parameter
aI
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s(i.e., tying the modeled state to a specific dimen-
sion may be too restrictive).
6.	 As a restatement of the first characteristic, the
real -time input/output requirements are usually
minimal.	 The input of an orbit determination sys-
tem may come solely at the beginning of a run (post-
processing tracking data), in infrequent bursts of
large blocks (upload set of tracking data received
at a ground site), or at a steady, low rate (Global
Positioning System (GPS) 	 data).	 This is vastly dif-
ferent from the demands of an inflight data acquisi-
tion system constantly taking up to 900 readings
per second of a signal strength level, 	 ( Reference 11)
and performing some statistical analysis.
	 The
latter system is essentially input/output bound (the
data were stored on a cassette, and periodic print-
outs were made), and the design described in the ref-
erence reflects this characteristic.	 The demands
of an onboard attitude determination for sensor
sampling, on the other hand, would probably be suf-
ficiently low that input/output would not be the
main consideration.
7.	 The development of orbit determination software (or
any software that performs a great deal of process-
ing) requires some special consideration in the
development facilities chosen.	 The very nature of
this type of software dictates
	 he capability ofyP	 	 t	 t	 p	 ^
supplying the programmer/analyst/tester with a large
amount of formatted output when needed.
	
Current
microprocessor-based development systems may have
the following deficiencies:	 (a)	 limited input/out-
put capability (no operating system, as with the
IMP-16 development system, or only formatted octal
dumps and traces, as with the NASA Standard
2-10
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Spacecraft Computer-1 (NSSC-1) simulation support
facilities) and/or (b) limited printing fRcilities
(no fast, reliable printer--an expensive component
not usually found in, or compatible with, microcom-
puter systems).
2.2.2 EARLY PROJECT PLANS FOR MICROPROCESSOR-BASED ORBIT
AND ATTITUDE SYSTEMS
r
An overall plan involving a minicomputer and a network of
several microprocessors for performing a large-scale simula-
tion of attitude sensing, orbit determination, attitude de-
termination, and ground control commands was proposed in
Code 582 of GSFC around 1976 (Reference 12). A graphic pres-
entati,on of part of this proposal is given in Figure 2-1.
The assumed advantages of having such a facility based mainly
on microprocessor hardware were
0	 Low-cost hardware
•	 independent, modular development
a	 Capacity for expansion with additional hardware
modules
The first step in developing this rAmul.ation facility was
the design and implementation of the IMP
-16 Orbit Determina-
tion System described in Section 2.2.3. This constituted
the arrival of a new application for microcomputers in the
Code 580 environment.
2.2.3 DEMONSTRATION SYSTEMS DEVELOPED
The orbit applications software systems addressed in this
_.
document are as follows:
•	 IMP-16 Orbit Determination System (ODS) (composed.
of two functionally independent CPUs: a data base
CPU and a computational CPU)
•	 INTEL 8080 Orbit Propagator
f
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Figure 2-1. Early Plan for Utilization of Microprocessor
Technology for Orbit and Attitude Applications
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IMP-16 Tracking Data Preprocessor (under develop-
meat; contained in the IMP-16 ODS data base CPU)
From there software development efforts, several important
lesson: were learned.
	
These lessons are based on the diffi-
cultiet; encountered, many of which are specified in Sec-
tions	 2.2.1,	 3 #	and 7.
The defining document of the IMP-16 ODS is Reference 13. 	 A
paper summarizing the project's results as of October 1979
was given at the 1979 Flight Mechanics/Estimation Theory
symposium at GSFC (Reference 14).	 The paper's observations
and conclusions are summarized below.
The advantages of the IMP-16 ODS are as follows:
1.	 Low-cost hardware--The two IMP-16 microprocessors
plus the required memory cost approximately $3000.
2.	 Portability--The hardware system is totally port-
able.	 The hardware with firmware (software in PROM)
can be taken to any ground site where tracking data
is available (for the appropriate spacecraft) f and
processing can then be begun (after certain initial
conditions have been input).
3.	 Modularity--more memory or more processors can be
added to the system in order to meet new project
requirements.
The disadvantages encountered during the development of the
system included the following (for further details, see Sec-
tion 7.1):
1. Lack of a reliable compiler
2. Lack of facilities for link-editing and relocating
separately compiled modules
3. Lack of facilities for transferring code developed
in random-access memory (RAM) to PROM code without
modification
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ia.	 Lack of manufacturer-supported hardware diagnoezics
and field engineering personnel (although personnel
of the GSFC Microprocessor Development Facility in
Building 23 responded admirably well to all hard-
ware problems)
5. Lack of software diagnostic tools that could sep-
arate software problems from hardware problems
6. Lack of an operating system in general
7. Lack of precision in the floating -point
 numbers
(less than 10 digits)
The overall results have
•	 Demonstrated the use of microprocessors for sophis-
ticated computational models
•	 Demonstrated the need for a fuller complement of
system software in order to aid development
•	 Demonstrated the efficacy of dividing a sophisti-
cated problem among microprocessors
•	 Demonstrated that numerical accuracy--not speed
or memory requirements--is the main problem in
orbit determination with the IMP-16 micropror;essor
and its accompanying floating-point package
• Confirmed the correctness of the approach of con-
ducting studies on a mainframe in order to choose
proper models and use of precision
The INTEL 8080 Orbit Propagator (Reference 15) development
experience was for the most part different than that for the
IMP-16 ODS. An operating system with file management (for
floppy disks) aided development. Accuracy was not a problem,
in that the equivalent of IBM REAL*8 was available (precision
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of more than 16 digits). 	 The primary difficulties encoun-
tered with the project were the following (see Section 7.2
4
for further details):
•	 Lack of standard FORTRAN statements
t
r'
•	 Lack of mathematical subroutine library
•	 Presence of a few compiler bugs and undocumented
limitations
•	 Slowness of the floating-paint software (the
h
INTEL 8080 is an 8-bit machine)
However, the overall results of the effort were that the
INTEL propagator results very closely matched the results of
test cases run on the IBM S/360-95.	 The conversion from the
development version on a Tektronix system to the final PROM
' chi	 version was handled very eff4cientl	 b	 GSFC MicroP	 Y	 Y	 Y	 roc-P
essor Development Facility personnel.
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SECTION 3 - MODERN SOFTWARE DEVELOPMENT PRACTICES
APPLIED TO MICROKOCESSORS
Only in approximately the past 1.2 years has the discipline
of software development been receiving the attention it re-
quires. The basic system support software (i.e., assemblers,
compilers, linkage editors, and operating systems) has been
available for some time. However, the actual processes of
designing, coding, and testing programs, as well as the co-
ordination of the efforts of many people performing these
tasks, have only recently been held up for close scrutiny
and discussion. The overall movementsthat encompass these
invest.i.gatic.is can be considered now to be the areas of soft-
ware engineering (development practices and management) and
software science (metrics and formalized axioms and proofs).
The aim of this section is not to surve: the aforementioned
fields in general, but rather to extract from them methods
that should be used for microprocessor-based software devel-
opment for flight dynamics applications.
3.1 GENERAL SOFTWARE DEVELOPMENT CONSIDERATIONS
f	 In general, each of the following subsections briefly intro-
duces one aspect of software development, provides appropri-
ate referentr-e(s) for further discussion, demonstrates how the
absence or improper implementation of this method can hinder
or cripple the development of computationally complex soft-
ware, and relates the software method or facility to devel-
oping a microprocessor-based system.
3.1.1 SOURCE LANGUAGES AND STRUCTURED PROGRAMMING
A primary concern in initiating a software project is the
choice of programming language(s). Assembly language has
.:. its advantages in usually being an efficient means (i.e.,
requiring minimal core and machine time) of handling com-
plicated and frequent input/output as well as byte and/or
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bit manipulation. However, as noted in Section 2.2.1 1 these
operations were not of primary concern in the GSFC projects,
whereas numerical computation was. Problem-oriented (higher
level) languages enable a user to address a problem directly,
rather than being burdened with the many considerations in-
volved in utilizing the machine's hardware, as assembly
language programming requires.
As stated previously, the average programmac production (for
given categories of programs) in terms of the number of de-
bugged source language statements written is approximately
constant over several projects. When the power (i.e., the
economy of expression) of a higher level language such as
FORTRAN or PL/I is taken into account, the resultant mean
productivity in terms of object code produced can be as
much as five times greater with higher level language pro-
gramming
 
than with assembly language (Reference 16, page 94).
Assuming that the compiler (language translator) for the
higher level language is not grossly inefficient (or bug
ridden), a scientific programming language such as FORTRAN
or PL/S (or an adaptation thereof) should be considered as
the natural choice for building flight dynamics software.
One possible objection that can be made to choosing a higher
Level language when using a new development system (see Sec-
tion 3.2) is that the assembler is in pr l.nciple a less com-
plex piece of system software than the compiler, and hence
assembly language can be used with much greater confidence
than the compiler language. If this is the case, the devel-
opment system itself, rather than the use of a higher level.
Language, should be rejected. Examples of bugs exhibited in
microprocessor-based compilers used by CSC thus far in orbit
determination work are provided in Section 7.
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IAnother idea used in choosing a primary programming language
is structured programming.	 A full discussion of this topic
is beyond the scope of this document.	 it is sufficient here
to state that structured programming is basically the prin-
ciple that a program can be synthesized from, and decomposed
into, the following basic units of structure:
•	 Alternation (binary or multiple-case decisions)
•	 iteration (e.g, the DO-loop)
•	 Sequencing (straight-line, sequential code)
The benefits of using	 tructured programmin gg	 	  principles in-
clude
1.	 A consistent methodology 	 f de si gn, codin
	
andgY	  ^	 gr
testing
2.	 A clearer presentation of the relations between
problem, design, and code
3.	 A disciplined method of exercising statement se-
quencing and control
The third benefit listed above is particularly important,
since an al,r,ost incomprehensible maze of control transfers
can be created by unsound use of the GO TO and other control
e statements.	 In fact, studies of various large programs coded
in FORTRAN have shown that er,,.jrs within statements belong-
ing to the category of sequencing and control account for
a minority (approximately one-third) of the errors detected
during early stages of testing but approximately one-half
'A of the errors detected during the later stages	 (system test-
ing)
	 (Reference 8).	 Since it is almost universally accepted
that a bug detected in the later stages of testing is more
expensive to correct than if it were detected in the early
stages, the discipl ine of structured programming is certainly
appealing in its concentration on controlling the genesis of
^s
these costly errors.
r
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It should be noted that the initial efforts in developing
theor i es	 o	 structured	 'i 	 f	  programming were primarily aimed at
banning the use of GO TO statements
	 (Reference 17).
	 Since
that time, most of the work in structured programming has
emphasized the presence of structure rather than the total
prohibition of GO TO statement use.
	 This is considered here
to bo the correct approach.
As noted in Section 2.1.4, any tool that can help close the
gap between the respective costs of hardware and software
must be seriously considered.
	 Thus, consideration should
be given to choosing a structured programming language, i.e.,
one in	 hi	 the necessary	 which	 a ^^^..zssary elements of structure are part of
the language.
	 Although standard FORTRAN does not include
enough proper structures for implementing structured pro-
gramming directly, structured programming can be used with
FORTRAN if the developer (1) designs the program with proper
structures down to the final step of coding and then uses
the basic language elements for implementing the structures
or (2) obtains or builds a preprocessor that will accept
(nonstandard) elements of structure in FORTRAN code (Refer-
encel8).
3.1.2	 SOURCE FILE HANDLING
p A software development system mustP rovide reliable and
powerful aids for helping the programmer implement code for
z programs of any degree of complexity.	 If the programmer
must expend great effort to change, stare, and retest the
code, then his/her productivity must necessarily suffer.
The development system must offer facilities that assume
the many bookkeeping tasks associated with developing soft-
ware.	 The following points should be noted:
1.	 A powerful and reliable text editor, the most fre-
uentl	 used softwareq	 y	  development aid (Reference 19) ,
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should be available. The set of editing Commands
for the IMP-16 text editor was comprehensive enough;
however, the execution tames for some commands
(e.g., relocating a block of consecutive statements)
were so slow that a poor implementation could be
suspected, since the execution for numerous floating-
point operations was not unreasonably slow.
2. A Large and reliable storage medium must be present.
It was not until task personnel were well into the
IMP-16 project that the proper way of initializing
new floppy disks (i.e., by copying the contents of
an existing, working floppy disk onto the new one)
was learned and then practiced. until that time,
disk errors severely hampered development efforts.
In addition, it was found that the disk drives of
the two National Semiconductor IMP-16 development
systems were incompatible under certain operations
(see Appendix A, item 1). Finally, the single-side,
single-density floppy diska used provided a little
more than 150K (16-bit) words in 616 sectors; and
when the entire system was present on the initial
wart of the disk, only approximately 55 percent of
that capacity was available for application program
storage. Thus, keeping more than one version of
routines during development involved keeping track
of multiple volumes of floppy disks, when the de-
sired number of disks were available for storage.
3. A filing system for (mounted) storage media should
be present. In this way, the bookkeeping involved
in keeping track of source, object, and load mod-
ules is assumed by the operating system, thus free-
ing the programmer for more fully utilizing his/her
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technical skills. 	 The Tektronix 8004 development
aystem used for the development of the INTEL Orbit
Propagator had a reliable file management system.
However f
 the IMP-16 dovelopment system had none,
and programmers were forced to keep track of all
modules stored on floppy disk throughout the develop-
ment and test phases.
	 In addition to being a major
distraction from the programming effort itself, this
led to errors of misplaced updated versions &yid
overwritte, q
 files (especially when a compilation or
load module output ex--eeded estimated bounds).
	 The
-point here is that the facilities and practices of
software development used on big machines should not
be overlooked when developing sizable software on
small machines.
4.	 If possible, the capacities of tile development aids
should be ascertained before a commitment to their
use is made.
	 It was found that the source code
editors of the Tektronix and IMP-16 development sys-
tems and the SM/PL compiler of the IMP-16 system
could no longer accept the large files being input.
The files became very large due to the lack of link-
ing facilities in the systems.	 This overflow (of
tables and work areas) necessitated segmenting the
software, sometimes with a loss of time due to the
efforts needed for new interfacing requirements.
Thus, larger capacity system programs would have
been more desirable (of course, the constraint of
16K bytes of RAM in the IMP-16 and a similar con-
straint in the Tektronix system were the main causes
of this shortcoming).
3.1.3	 MODULARIZATION
The principle of modularization is that a software program
or system should be broken down into several smallere
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manageable parts. in this way, the system will likely be
easier to code, test, and maintain than if it were composed
of very large segments of code. Considerations of module
size, individual module structure or purpose(s), and inter-
module relationships are discussed in Chapter 3 of Refer-
ence 7 and throughout Reference 20. The development of
software for orbit determination demands an approach using
modularization; any other approach makes the verification of
numerical accuracy and the tracking down of computational
bugs in such a complex process almost impossible.
Thc,l developer of orbit determination or any other computa-
tionally complex software should seek the following facil-
ities in a development system:
•	 It should be easy to handle several separate source
files with successive versions. This relates to the
considerations of a filing system and reliable stor-
age media discussed in Section 3.1.2.
The system should _flow for unit testing of indi-
vidual modules followed by easy integration of the
modules into a larger component or the entire sys-
tem. The resetting of compilation parameters should
not be required for the integration. To achieve
this, the compiler should generate relocatable code,
and a linkage editor should be available for cor-
rectly linking the individual modules.
•	 Global data references (such as COMMON in FORTRAN
and EXTERNAL in PL , I), as well as external program
references, should be allowed. Although these fa-
cilities are not part of the concept of modular
programming (in fact, some persons believe that they
violate modularity
 (Reference 20, pages 37 through
43)), they are of extreme practical importance.
p 1
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The compilers and loaders used for the microprocessor soft-
ware development projects described in Section 2.2.3 lacked
the facilities for generating relocatable code and for di-
rectly linking several modules. The unexpected effects en-
countered in working around these problems are described in
	
a4	 Section 7 and Appendix A.
341.4 FLOATING-POINT CAPABILITIES
The developer of software that involves much noninteger com-
putation is faced essentially with two choices: fixed-point
or floating-point formats and computations. l The choice of
fixed-point computation has the following advantages:
1. The basic hardware integer arithmetic operations
can be used directly for their given precisions
(i.e., single-precision integer arithmetic will
serve for single-precision fixed-point arithmetic).
2. The available machine words are used for significant
scaled digits only: the exponent, or scaling factor,
is not held in physical storage.
The discipline of coding fixed-point operations is aided by
the existence of a convenient notation (Reference 21, Sec-
tion 6). Nevertheless, the system designer must bear in mind
the following disadvantages that filed -point arithmetic en-
tails:
1.	 It is time consuming to program, especially when
there are large numbers of variables and operations
to keep track of, since the possible range of values
for every quantity must be accounted for.
1The set of arithmetic capabilities is only one criterion for
	
f	 choosing a language; e.g., the language may offer floating-
point arithmetic capabilities and yet not allow certain
	
f;	 operations, such as shifting.
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2.	 It is a tedious and error-prone process due to the
number of shifts and rescalings that must be ac-
counted for while coding (for example, sere comments
at the beginning and generally throughout the list-
ing of the NSSC Orbit Representation Program in the
appendix of Reference 21).
3.	 For a process as complex as orbit determination,
some parameters may vary over several orders of
magnitude.
	 An example of this is the atmospheric
density parameter used in drag routines, especially
if the orbit is highly eccentric and has a low peri-
gee.	 The ensuing problem here is that with a fixed
scale factor, the quantity loses many significant
digits	 (i.e., takes on many high-order zeros)
	 in
going from its largest allowed value to its smallest.
one possible solution, which entails much overhead
in planning and coding, is dividing the problem (the
orbit, here) into more than one region, each region
having its own scale factor for atmospheric drag.
4.	 Some statistical quantities found in estimation
problems such as orbit determination can vary over
several orders of magnitude, entailing a loss of
significance as discussed in item 3 above.
	 The pre-
viously suggested idea of sectioning the problem may
no longer work here--the variation of the quantities
may not be that readily predictable.
	 For example,
the conservative, a priori state error covariances
used at the beginning of a filter run may decrease,
at some unpredictable rate, by several orders of
magnitude during the run.
5.	 Fixed-point arithmetic may be implemented directly
with a precision as great as that of the hardware
integer operations available on the machine. For
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iextended precision, the use of extended-precision
software routines is required, thus slowing execu-
tion time. If these routines are not already part
of the development system, effort must be spent
in developing them.
Most of the disadvantages associated with programming fixed-
point operations do not exist with floating-point arithmetic.
,Rather, the penalty paid is in execution time, especially if
the floating-point operations are implemented in software on
the microprocessor. The results of the past projects con-
sidered here are presented in Section 7.
In choosing a floating-point facility, whether hardware or
software, the fallowing points should be considered;
1. The precision of the floating-point numbers used
in the implementation of the operations should sat-
isfy the requirements of the project at hand, The
IMP-16 system floating-point software package pro-
vided 32 bits for the twos-complement representa-
tion of the mantissa, or fractional part, of each
floating-point number, which is equivalent to
slightly more than nine digits. Although the ob-
jectives of the IMP-16 ODS were met for one orbit
and could be extrapolated to a second orbit (Refer-
ence 22), difficulties were encountered along the
way. The accuracy requirements imposed were not
very stringent; highly precise orbit determination
work appears to be possible only when precision on
the order of IBM or DEC PDP FORTRAN REAL*8 (ap-
proximately 16.7 decimal digits) is available.
2. The penalty paid in speed may be excessive when
floating-point operations are implemented in soft-
ware. This is especially true of REAL*8 (8 bytes
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for fraction and exponent) being software simulated
on an 87bit machine (see Section 7.2).
3.	 A new floating-point system, be it hardware or
software, if not developed with care and for so-
phisticated users, may lack provisions for guard
digits. Guard digits are extra digits (bits) on
either side of the fraction (mantissa) within the
arithmetic registers; their purpose is to ensure
the fullest possible accuracy for the given signif-
icance for each operation (Reference 23). In par-
ticular, software-implemented operations are almost
guaranteed not to have the (two) necessary guard
digits on the right-hand side, since this need does
not arise in the integer (or fraction) arithmetic
operations upon which the software implementation
is based.
3.1.5 MATHEMATICAL SOFTWARE LIBRARY
Persons who have worked with FORTRAN or any other higher
level language on large machines and, in recent years, on
minicomputers have been able to take for granted the exist-
ence of software mathematical routines that are directly
callable from the Language. The functions included in this
category are nominally the square root, exponential, loga-
rithm, trigonometric, hyperbolic, and miscellaneous arith-
metic functions.
The situation with almost all microprocessor-based systems
is quite the contrary: few, if any, functions are provided.
(This circumstance is closely connected with the lack of ca-
pabilities of generating relocatable code and performing full
link-editing, as discussed in Section 3.1.3.) The develop-
ment efforts for the IMP-16 and INTEL applications, as well
as a previous NSSC project (Reference 21), included time
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spent in coding and testing most of the necessary routines.
Although good references are available from which algorithms
of the desired precision can be expeditiously extracted (for
example, References 24, 25, and 26), this "reinvention of
the wheel" does require
•	 An expenditure of time away,
 from the main work at
hand
•	 Methods and facilities possibly beyond the bounds
of a microprocessor system for proper validation
of the new routine (s) (Reference 27, Part V)
•	 An implementation that is not optimal--For example,
the INTEL Orbit Propagator's square-root routine,
coded in FORTRAN along with the rest of the system,
required numerical tests on the argument in order
to choose a reasonably good initial value ("first
guess") for the standard Newton-Raphson iteration
scheme. The apparent alternatives were either to
allow the method to make so many iterations that
computation would be excessively slow and accuracy
probably lost or to code the routine or part
thereof (near optimally) in the INTEL assembly
language, with which the project programmers were
not familiar.
Thus, the prior existence of a well-tested mathematical soft-
ware library is desirable for avoiding a loss of time in the
development of orbit determination or similar software. As
an example, the LSI-11 series of microcomputers support the
full FORTRAN-IV PLUS compiler and its mathematical subrou-
tines library (along with microcoded floating-point imple-,
mentation of REAL*4 and REAL*8 operations), which
	 , w  has already
been well tested by a large community of users over the span
of a few years.
a
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3.1.6 MINICOMPUTER AND LARGE MACHINE SUPPORT
Microcomputer development systems of today are hard pressed
to meet the demands for reliable, powerful system software
and peripherals, as specified in the preceding sections. An
alternative that has been available in certain systems for
some time is the following. A language translator (compiler
cr assembler.) and a compatible linkage editor are supported
by a minicomputer or a large machine. Then, the final code
output (the load module) is that which is appropriate for
the microprocessor. This final code can then be downloaded
to the microprocessor or possibly executed by a simulator
for the microprocessor (For preliminary testing). In this
way, the developer benefits from the reliability and con-
venience present in the lavger system. One important aspect
of minicomputer and large-machine support of microprocessor
software development is the system test library and support
programs, which allow for the orderly storing of benchmark
test case input and output data and for the execution of test
run result analysis and comparison programs.
This methodology of microprocessor software development cer-
tainly appears to solve many of the previously described
problems. However, since such facilities will often crass
boundaries between different manufacturers, they should be
suspected of having some heretofore undiscovered bugs or,
at least, erroneous interpretations of language specifica-
tions. Also, differences in hardware (e.g., storage size)
must be considered. An almost ideal example of minicomputer
support of microprocessors is the LSI-11 microprocessors,
which are supported by the software available for the DEC
PDP-11 family of minicomputers, of which they are downward-
compatible members.
Another aspect of larger machine support of software devel-
opment for a microprocessor system does not involve the
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interfacing of software between different machines. This
is .3imply the strategy of utilizing the Larger machine for
performing preliminary studies or for producing benchmark
or truth run results against which the microprocessor re-
sults can be compared. This methodology was used in designing
and developing the IMP-16 Orbit Determination Program (Ref-
erence 13, Section 2).
„ a	 3.2 MICROPROCESSOR SOFTWARE DEVELOPMENT
The previous subsections of Section 3 have described various
development methods, facilities, and support software that
are applicable to developing software for most electronicy	
digital computers. This subsection notes some basic dis-
tinctive features of microprocessor software development.
A distinction is eventually made in the microprocessor soft-
ware development process between fixed executable code (with
fixed program constants) and variable, "erasable" program
areas. The fixed code and constant areas are designated in
th.s document as PROM (programmable read-only memory). PROM
content remains intact between machineower-down and power-P	 P
up actions. The erasable work area is conceptually the same
type of main memory that is familiar to users of larger ma-
chines. This storage, which does not hold its value after a
Iu	 machine power-down operation, is usually designated as RAM
(random-access memory).
The microprocessor 'programmer must invariably consider two
machines for his/her project. One machine may be a micro-
computer that is the development system. This usually con-
tains some bulk storage medium (such as paper tape, cassette
tape, or floppy disk) and system software (such as an editor
and compiler) with which applications software can be devel-
	 )	 PP
oped. The second machine is the microcomputer in which the
x	 final software will be installed. This is referred to as the
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target system. It usually consists of the processor(s), pe-
ripheral interfaces, and memory areas (RAM and PROM) that
are required for the specific application.
The software development
	
.process is almost: always carried out
at the microcomputer development system itself in an inter-
active fashion. There is usually no modem connection (i.e.,
telephone Line hookup) available. Compilations and test runs
are made by the single user of the development system at his/
her command, rather than proceeding from a work queue of
several jobs such as would be found in a batch computing sys-
tem. The discipline of microcomputer software development
A	 in which the development system is a minicomputer has already
{ been discussed in Section 3.1.6.
i
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SECTION 4 - SPECIAL CONSIDERATIONS IN DEVELOPING
MICROC MPUTER APPLICATIONS SOFTWARE
t
As mentioned in earlier sections of this document, the
digital computer solution of flight dynamics problems was
confined for many years to the domain of large computers
that offered the computational power and input/output facili-
ties required.	 Only with the advent of powerful minicom-
uters with the appropriate floatin - oint andpg n ralg P	 g
mathematical facilities were attempts mad.: to solve orbit
determination problems on minicomputers.	 ":he current micro-
processor revolution in computer hardware is opening a new
era in further miniaturized, specialized, and localized im-
plementation of computational systems of all types, and orbit
determination is one of the areas being explored in this re-
gard.
From past experience in scaling down from a large computer
system to a minicomputer, many lessons can be drawn about
adapting to a new, smaller computational environment.	 As
stated in Section 3, for performing orbit determination work,
the facilities of the development system and final (target)
system should resemble those found in larger systems, if
heavy penalties in development time, reliability, and accu-
racy of results are to be avoided. 	 However, some concessions
must be made for reduced computational power, storage, and
input/output facilities of the target microprocessor system,
and these concessions must be carefully specified and de-
signed at the beginning of the project.
Section 4.1 discusses considerations that must be given to
the algorithms used. Section 4.2 discusses some design
concessions made in past projects for file handling and
storage in a minicomputer or microprocessor-based system.
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Section 4.3 discusses the concept of using network or multi-
processor configurations of microprocessors for increasing
throughput (i.e., all system work accomplished from the given
user load).	 Section 4.4 briefly discusses a technique for
increasing software fault tolerance, which is particularly
applicable to onboard, real-time systems.
a 4.1	 RECASTING ALGORITHMS
LL , in designing computationally complex software for implemen-
tation on a microprocessor-based system, the analyst must
reconsider the appropriateness of both standard and new al-
gorithms for use in his/her project.	 Potential numerical
problems must still, be considered.
	 Briefly, such problems
f include
e	 Accuracy of numerical operations and, in pai-icular,
the subtraction of nearly equal numbers (Refer-
ence 28, Chapter 1)
•	 Poor conditioning in linear algebraic systems (Ref-
erence 29, page 150)
•	 Poor conditioning of polynomial roots (Reference 28,
pages 22 through 24)
•	 Numerical instability such as that caused by Para-
sitic solutions in the Milne method of numerical.
integration
	 (References 29, pages 121 and 122)
The expected, or typical, accuracy of a computationally com-
e` Alex algorithm may be impossible to determine directly (a
priori):	 Existing reports of results obtained from the use
u
of the algorithm should be considered. 	 An example of such
a report is the following.	 A simulation of an interplanetary
trajectory was made, which involved a 30-day arc of over
600 points (observations) and which used several Kalman fil-
tering implementations 	 (algorithms).
f
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JThe results were accurate to within 10 digits at best.
,J,%Lthmetic of 18 digits (double precision) on a UNIVAC 1108
was used (Reference 30, page 12). From reports such as this,
rt
the min,i,mum precision needed to achieve a desired accuracy
of the final computations can be determined.
's The following examples illustrate decisions made in the past
	
-,	 in view of the limitations on computations of the systems
developed:
•	 Microprocessors are inherently much slower than
their larger computational counterparts due to the
4
limitations of the technologies (material composi-
tion) of their LSI circuitry. Thus, algorithms
that are less expensive computationally should be
chosen whenever pdssible. The modified Harris-
:
Priester atmospheric density model was chosen over
the Jacchia-Roberts model for the IMP-16 Orbit
	
{	 Determination Program for this reason.
•	 The order, degree, or scope of models should be
limited. 'Theeo otential field for the IMP-16g P
project was restricted to a 6-by-6 expansion maximum,
with the default being set as 4 by 4. Preliminary
analytical studies carried out on the IBM S/360-95
^e
helped determine a reasonable., minimum size of the
model for this microprocessor implementation (Refer-
ence 13, Section 2).
•	 For the INTEL 8080 Orbit Propagator, execution time
r	 was reduced by saving the sum of the perturbing
forces from the prediction step of the Adams
predictor-corrector and adding this sum (a vector
r	
sum) to the recomputed central body force at each
subsequent correction step (Reference 15, pages
A-13 and A-15 through A-17). In this manner, only
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the dominant term of the sum of forces on the
spacecraft is adjusted during the small correction
{
	
	
steps, and this computation is trivial compared to
the full acceleration computations otherwise per-
formed. Since the orbit propagator is intended for
orbits of the geosynchronous class, this omission
of the variation of the noncentral body forces
through the iterated correction steps is certainly
justified, and the saving in execution time is
significant.
The following examples present algorithms that were intended
for the NSSC-1 on SMM. The operations described are all
fixed point; single-precision operations are hardware imple-
mented, and double-precision operations are software imple-
mented.
•	 considerations of the magnitudes of quantities can
show that a predicted change of state can only be
of such small magnitude that the high-order term
of the old state (in double precision) cannot be
affected, except possibly by a carry from subtrac-
tion. In that case, the changes can be computed
in single precision and added to the low-order
words of the respective components of the old state
(Reference 310 pages 12 through 16). The costly
operations in double precision are then avoided.
•	 Division by two or small powers thereof, even in
single precision, can be avoided by performing the
appropriate number of shifts (Reference 31, page 15) ..
Since a check for positive signs and correct rel-
ative placement of significant digits (bits) of
the operands was necessary before dividing, the
substitution of a shift was an economizing and sim-
plifying action.
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•	 Double-precision (software) division was not direct.
It was implemented as a Newton-Raphson iterative
scheme (Reference 31, pages 38 through 40). This
costly operation was avoided in the normalization of
the attitude quaternion by performing a Taylor
series expansion of the reciprocal square root of
the sum of the squares of the quaternion components.
Consideration of the magnitude of this sum and
required accuracy implied that only a trivial series
of operations need be performed (Reference 31,
pages 17 and 18).
The choice of a system with floating-point facilities and
precision of the caliber of those found on large machines
should be made for orbit determination applications in order
to obviate the need for manipulations such as those described
in the preceding examples.
il	 4.2 STORAGE CONSIDERATIONS
In almost all cases, the memory (core) and peripherals for
an operational microcomputer system wil,l be less extensive
than the facilities for a larger machine. A 16-bit word
size usually dictates a maximum of 64K bytes of memory (rWI
plus PROM), although a system with multiple banks of memory
and a paging register can overcome this limit (e.g., the
NSSC-1 minicomputer has this page register facility). Thus,
economization of storage is required. However, the designer
of a microprocessor-based orbit determination system is then
faced with sever&! problems, since, as pointed out in Sec-
tion 2.2.1, orbit determination algorithms require relatively
Large data structures, especially if an iterative solution
(differential correction) for a state is being performed.
The designer of an onboard orbit determination system faces
a more acute problem. The resources of an onboard computer
are even more constrained in that there are limitations on
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space and power and prohibitions against both angular mo-
mentum changes and currents not controlled b the attitudeg	 Y
control system. Therefore, in general, the only storage
availrble is RAM and PROM memory, making the memory con-
`	 straint problem worse.
A^
The following examples illustrate the principle of planning
carefully for storage for some orbit applications programs:
•	 The ephemeris representation program implemented
on the NSSC
-1 minicomputer for use on board SMM
was designed for accepting an upload data set that
would include single-word residuals for ephemeris
point components. The program computed the remain-
der (double -word part) of the ephemeris points by
evaluating a Fourier power series for each ephemeris
point component. The entire package eliminates the
need for storing an entire ephemeris onboard (for
3 days) while satisfying the need for onboard, real-
.	 Y	 Y g
time ephemeris data (Reference 21).
•	 A feasibility report was submitted by CSC concerning
the transfer of an existing estimation executive,
^ the ENTREE program, from the CDC Cyber 176 to the
LSI 11/23 microcomputer ( Reference 32). it pointed
out that the following considerations of storage
should be made:
-	 The frequent, lengthy reports originally out-
put by the program on the large machine would
h	 have to be greatly reduced, due to the limited
storage for buffers and to the less powerful
printing facilities.
ti 
The previously external (disk or type) file of
ft	 observation data would have to reside in
is
memory, and the size would therefore be reduced.
t
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The large COMMON blocks would have to be
trimmed.
Another important aspect of planning the storage is the fol-
lowing.	 There is an increase of between 30 and 50 percent
in programming effort (relative cost per instruction) when
85 percent of the machine's speed and memory capacity is
utilized (Reference 8).	 Thus, the proper use of space must
be a primary aspect of the design of an orbit determination
system implemented on a microprocessor.
4.3	 NETWORK CONFIGURATIONS OF MICROPROCESSORS
The concept of computers working together in a cooperative
manner to meet user needs is not new. 	 This principle was
used in some large systems at first_; however, only with the
advent of the minicomputer was new flexibility found in build-
ing systems with more than one processor.	 Systems with one
large computer and one or more minicomputers (e.g., working
as front-end processors to the large machines)	 soon appeared.
Networks with minicomputers alone were also considered and
developed.	 The different types of configurations included
single-bus, multibus, multiported memories, and private
memories, among others. 	 Reference 33 provides a basic dis-
cussion of the advantages and possible disadvantages of a
minicomputer network, as well as the distinctions between
different types of configurations.
The arrival of microprocessor technology implies that the
substitution of microprocessors for minicomputers in many
types of networks is now feasible.	 The advantages of
"stacked" microprocessors include the following (Refer-
ence 5, pages 208 through 210):
•	 Microprocessor hardware is low in cost.
a.
•	 Hardware can be specialized for each application
(e.g., peripheral controllers, computaticnal proc-
essors, executive and message routine controllers).
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•	 software can 'ae truly modularized and, thus, spe-
cialized on a processor -by-processor basis (e.g.,
interrupt-driven processing versus sequential).
•	 A system can be easily upgraded or expanded.Y	 Y P
The previously cited reference also emphasizes configurations
in which most of the memory is shared among the processors
rather than being private memory (i.e., unique storage for
each processor). The advantage of such a configuration is
that microprocessor chips are relatively slow and inexpensive
compared to available memories, which are faster and more
expensive. The point is that adding processors (and, thus,
more capabilities) is inexpensive; adding memory units cur-
rently is not. However, the disadvantages of such systems
are as follows:
• The proposed switching matrix for giving access of
the several ports of memory to each microprocessor
in the system and resolving conflicts therein is a
complex and expensive piece of hardware known as
a crossbar switch; by its very nature this piece of
`	 equipment is much more appropriate for large-machine
multiprocessor systems (Reference 34, page 129;
Reference 35, page 34).
•	 For orbit determination applications, the need for
manipulating large arrays and the general lack of
peripheral activities (i.e., the system is CPU
bound) would probably result in too-frequent memory
conflicts (see Section 2.2.1).
As with minicomputer systems, microprocessors in a system
ss	
can be connected to one another by various configurations
of buses and by individual and shared memory. Private mem-
ory avoids the problems and delays of resolving conflicts
x
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that arise with shared memory. 	 A good system configuration
that includes both kinds of memory and uses the "mailbox"
system of interprocessor communication is the following
(Figure 4-1 and Reference 34)
1.	 Processor 1 is the coordinator for this system;
k
all other processors communicate with it but do
not communicate directly among themselves.
2.	 Processor 1 can send a message to processor 2 by
placing the message in the beginning of the memory
area designated as box 12.
3.	 Processor 2 periodically checks box 12 to determine
whether it has a message from processor 1 to pick
up and, if so, does so.
4.	 Processor 3 can send a message to processor 2 by
placing in box 31 a message for processor 1 to
forward the original message to processor 2.	 Proc-
essor 2 receives the intended message in its
box 12.
5.	 Additional shared memory is used for transferring
large blocks of data among processors.
The steps specified above are only the most basic definitions
of the system's operations; the details of initializing the
message areas, of confirming the receipt and/or execution
of the messages (which can be commands), and of the protocols
used are not discussed here.
	 This basic scheme may be mod-
ified by specifying that a sending processor interrupt the
intended receiving processor of a deposited message so as toP	 P	 g
(
11
alert the latter to pick up the message.
	 This modification
has the advantage of speeding up the overall message routing
process without requiring the coordination and conflict
OK
I
resolution of conventional interrupt-driven input/output.
y	.: in a system with N microprocessors, direct communication
1
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among all processors would involve the use of N(N-1) boxes
and the polling (or, alternatively, interrupt sensing) by
each processor of the possible N-1 sources of messages.
This compares unfavorably with the previously described
mailbox scheme with a designated controller or coordinator,
in which there are only 2(N-1) boxes and each processor
(other than the controller) need only poll, or sense, mes-
sages from the controller (in addition to any peripherals
it may control or any other system with which it may commu-
nicate). In a system in which N is small, this is not sig-
nificant (see the microprocessor orbit determination design
examples in Section 6).
Another microprocessor network configuration is the "hyper-
cube," shown in Figure 4-2 (Reference 36, pages 218 and 219).
Each node, or "cube" of the network consists of two micro-
processors. One of the microprocessors performs the com-
putational functions that are designated for that node. The
other microprocessor serves as the message handler, or inter-
face, to the networlh. This configuration is especially
powerful when used for solving a Large problem that can be
divided into several parts that must communicate with each
other in nontrivial ways (e.g., large data flow, special
formatting, format checking). An example of the use of this
configuration in an onboard microprocessor-based orbit
determination system is provided in Section 6.2.
4.4 SOFTWARE RELIABILITY: FAULT TOLERANCE
A basis goal in developing any piece of software is to make
it as reliable as possible. That is, the software should
produce the correct set of results when it performs its
function(s) on the input data, and it should specifically
indicate when it cannot handle the input. This reliability
is especially desirable for computer applications in remote
4-11
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LEGEND: I = INTERFACE PROCESSOR OF THE NODE
C - COMPUTATIONAL PROCESSOR OF THE NODE
Figure 4-2. Hypercube Network Architecture
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tenvironments where human intervention in the processing is
unfeasible or impossible.
Large machines and their associated operating systems have
for some time featured the defection of faults
	 or violations
of hardware or software standards during execution.
	
A typ-
ical hardware fault is integer addition overflow.
	
In the
past, software faults of interest have typically been in
a	 "a the realm of language and semantics; however, they are not
of concern here.	 (An example of such a software fault ► for
a	 ^
which a test is optionally available in PL/1, is a subscript
range violation.)
The main subjects of interest here are software faults that
are violations of user-specified (high-level) functions and
the methods of handling them in a fashion that is independent
of human intervention and operating system actions.
	
The
divergence of the Newton-Raphson method of root seeking is
an example of this kind of software fault.
	 If a system is
to have a second chance for continuing its processing unin-
terrupted after encountering a fault, the appropriate con-
tingency handling methods must be designed and implemented
in the system.	 The following discussion on a methodology
for handling software faults is taken from Reference 38.
Designing software fault tolerance into a system has the
following advantages:
•	 The system will be more reliable
	 (i.e., protect
iY
W itself against committing errors in its final
"	
-
t
results) .
•	 The system will be closer to being autonomous.
•	 The extra cost involved in fully testing the system
for complete reliability of a powerful, highly
optimized implementation of a function may be saved
F
by providing a backup module utilizing a more
4-13
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sstandard, reliable, but less efficient algorithm.
For example, the bisection method of root finding
can serve as a backup for the Newton-Raphson method.
To keep the system within the prescribed bounds of storage,
decisions must be made as to which modules (or functions)
should be protected from software faults. The following
principles can aid in eliminating some functions from such
consideration:
•	 Closed-loop functioning (i.e., control with feed-
b	 ^: back) is less susceptible to failure, in general:,
than most other applications, since it can usually
correct its own errors using the feedback.
0	 Housekeeping activities such as telemetry format-
ting are usually not critical to spacecraft survival,
and thus the only protection needed is the proven-
tion of those of their actions that adversely impact
essential application programs.
Software fault tolerance can be implemented by use of the
recovery block concept. This is a software structure that
consists of a primary function module, an acceptance module,
and a backup module. As previously mentioned, the primary
module can be an optimal or near-optimal implementation of
the desired function with some risk of failure (in production
of correct output) involved, and it may be untested for many
suspected borderline cases of input. The backup module is
very reliable, although not as efficient as the primary.
The acceptance module consists of a test or a series of tests
to determine whether correct results were produced by the
primary module and, if necessary, by the backup module. For
example, the acceptance test for the previously specified
root-finding routines can simply be the evaluation of the
expression whose root is being sought by substituting the
4-14
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alleged root produced by the primary or backup module in the
expression. The resulting number can be compared with a
small, predetermined tolerance.
Reference 37 also mentions other kinds of tests that can be
performed:
•	 Real-time input data magnitudes and rates of change
can be checked; and if these variables can take
values over a large range, the magnitude of the
differences between consecutive values (instances)
can be checked for being within a prescribed range.
•	 Parameters that can vary in an arbitrary (rather
than smooth) fashion can be transmitted between
modules (or between the ground and the spacecraft)
in a coded fashion (with redundancy, parity, or
other errors checks) .
•	 "Reasonableness" tests can be performed by cross--
checking data and looking for consistency (e.g., a
high gyro rate on a spacecraft implies a high vehi-
cle spin rate; a check of optical sensor data can
be made by the onboard system to confirm this).
Thus, the recovery block technique can be used for making
software--in particular, onboard software--more impervious
to software faults. A high-level., ambitious example of this,
sugges l-ed in GSFC Code 582, is the implementation of a Kalman
filter a; the primary module for orbit estimation and of a
batch least-squares algorithm as the backup. The criteria
for acceptance of the results (i.e., detecting the convergence
of the spacecraft's orbit state) are not.well defined at
this time.
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SECTION 5 - MICROCOMPUTER HARDWARE SYSTEM TEST TOOLS
i
This section introduces some diagnostic aids, both hardware
And software, that are required for developing and maintain-
ing microprocessor hardware systems. Although it is not
customary for programmers to become involved with hardware
functioning and testing, the need for such involvement arises
when working with microprocessor systems in general ► The
usual areas of involvement in hardware maintenance include
•	 Initial software diagnosis of hardware problems--
Such diagnosis is mandatory, because a hardware
specialist cannot be requested until some indication
exists that the system problems being encountered
are due to hardware malfunctioning and not to soft-
ware errors.
•	 Maintenance of replaceable parts of the hardware
system (e.g., chips, boards, sockets)
•	 Overall development of the hardware system and
maintenance of components that are basically not
modular (e.g., peripherals, power supply)
The extent of the hardware support available to the hardware
and software system developers depends upon the followings
•	 Existence of an operating system to aid in the
running of diagnostic programs and in the printing
of results
•	 Existence cf a package of hardware testing utility
programs
•	 Maintenance support available from the equipment
manufacturer or vendor
a+
•	 Extent to which the overall system is made up of
different manufacturers' equipment
5_1
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For all hardware support that cannot be obtained from the
available system software and the manufacturer's field
engineering staff, a plan must exist for both developing the
software tools and ensuring that hardware expertise is
readily available. Section 5.1 describes some software tools
that can aid in locating hardware problems. The programming
staff must be prepared to use and possibly develop such
software tools. Section 5.2 discusses basic electronic diag-
nostic tools for hardware maintenance.
5.1 SOFTWARE TOOLS FOR MICROCOMPUTER HARDWARE DEBUGGING
The fundamentals of diagnosing microprocessor hardware
anomalies must he understood by microprocessor software de-
velopers. The primary application of this knowledge is the
testing of RAM and PROM to verify that assigned data elements
are being stored correct-]y. This is usually the first test
or series of tests used to decide whether program execution
anomalies are being caused by hardware or software errors.
These tests are performed by using the utility programs
described below.
The RANI test may consist of simply storing an input pattern
in successive memory locations, reading location contents
back, and comparing this data with the original pattern (held
in a register). A failure to match the data read back with
the original pattern halts the test routine (i.e., sends it
back to the system monitor). A dump of the register's con-
tents then informs the user as to which memory location is
at fault. (A 'listing of this basic program for IMP-16 micro-
processors is provided as item 3 of Appendix A). This test
can be enhanced to proceed through all memory and display
all locations that fail the pattern test, sequentially trying
5-2
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different test patterns and continuing to loop with all
patterns through all RAM until the user halts the process.
Memory problems caused by the coincidence of several. factors
(i.e., content-dependent faults) often defy straightforward
diagnosis. one possible approach is a repeated permutation
of test patterns performed in one segment of memory at a
time. This type of test is described in Reference 38.
Vor PROM, the basic software diagnostic tests are concerned
with (1) the correctness of the code burned into the PROM
chips and (2) the correct sensing of PROM code placed into
the PROM board sockets. A set of diagnostic utility programs
may consist of the following:
e	 A pattern comparison program for ohecking the micro-
processor receiving the PROM--A PROM chip having
a preset test pattern is inserted in the microproc-
essor PROM socket, and its address locations are
examined. Incorrect pattern readings with this
test indicate prob -,ms with address lines, memory
registers, PROM sockets, or the PROM board(s) in
general. For example, the wrong voltage may be
being applied to the board(s).
•	 A comparison program for checking the user-generated
PROM chips against the binary code image placed in
RAM--The original binary code should be kept on a
nonvolatile storage medium (besides PROM) such as
floppy disk to be available for use in checking the
PROM chips. The dropping of a bit (i.e., change
in bit state) was observed on one occasion while
developing the IMP-15 shoebot system.
Other utility programs should be available for initial diag-
nosis of hardware problems. For example, a utility that
continuously tests the interrupt line(s) or input/output
5-3
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lines can be used for either confirming or refuting the ex-
istence of malfunctions in that hardware.
5.2 HARDWARE AIDS FOR HARDWARE DIAGNOSIS
Certain devices can be considered essential for system de-
ve7,opment and problem diagnosis in the ,field. Following the
use of the software methods described in Section 5.1, these
devices can be used for further attempts to solve the hard-
ware/software error conflict that often occurs when working
with a new, unreliable, or overburdened (real.-time) system.
The tools are the following:
•	 Oscilloscope
•	 Voltmeter
•	 Logic analyzer
0	 hardware module tester system
•	 Iii-circuit emulator
An oscilloscope is useful for indicating the presence or
absence of a level. (i.e., constant signal) for a given flag
or latch (external input/output register). For example,
use of this device i;:an determine whether i *;iterrupts are
enabled or disabled in the microcomputer during program exe-
cution. A voltmeter can be used to ascertain whether the
correct voltage is being applied in a given circuit
(e.g., to a board or chip).
A logic analyzer is generally used for displaying the con-
tents of registers, memory locations, or data lines as binary
(or octal, or hexadecimal) data. Some analyzers include op-
tional :features that enable the user to display the sequence
of instructions executed, up to a certain limit, with the
analyzer possibly halting on the condition that the micro-
processor being tested reaches a specific address. A machine-
level snapshot of program execution is thus obtained.
s
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0A hardware module tester system is a set of prepared (PROM)
test programs that can check hardware modules individually
by benchmarking them against identical test modules.
	 An
in-circuit emulator is an aid for testing and debugging pro-
grams on the machine language level (possibly with a display
of the corresponding Assembly Language mnemonics) by means
of real-time register displays and memory inspection and
altering capabilities.
	 In some units, intended PROM code
can be loaded into a RAM unit that simulates PROM addressing.
Additional information on these hardware tools is provided
in Reference 5, pages 250 and 260, and Reference 19, pages 38
through 41.
Two other tools that are related to in-circuit emulators art,
front panel stepping and display controls and real-time de-
bugging monitors.
	 Although these aids are mainly used for
software debugging, because they allow the user or developer
to work at the machine level and can be implemented in hard-
ware, their inclusion here is relevant.
	 This type of program
fault diagnosis is usually reserved for use when higher level
(problem-oriented) debugging techniques fail.
A microcomputer front panel may be very much 'Like that of
most minicomputers, where functions such as single-stepping
through a program (binary code) and displaying and altering
both registers and memory locations may be performed.
	 The
front panel functions are implemented in hardware (including
firmware)	 and are initiated by physically actuating dials,
levers, and other devices.
	 The real-time debugging monitor
may offer the aforementioned front panel functions (and
possibly additional ones)
	 by software implementation.
	 The
user/tester can interactively exercise control over these
activities.	 Additional details about such monitors are con-
tained in Reference 7, pages 298 through 325.
	 All of the
5-5
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lower level software debugging techniques described above
are extensions of the classical techniques of core dumps and
execution tracing (Reference 7, pages 294 through 297).
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SECTION 6 - MICROPROCESSOR-BASED ORBIT DETERMINATION
This section provides two configuration design examples that
illustrate the principles and facts presented in previous
sections. Section 6.1 presents a ground microprocessor-
based orbit determination system that accepts raw tracking
data from a tracking data network and, via a sequential esti-
mation technique, solves for a designated user (target)
satellite state. Section 6.2 presents a suggested hardware
configuration and top-level software design for an automated
onboard orbit determination processor that supplies other
spacecraft processors with current spacecraft position and
velocity information on demand for data annotation. For
both systems, only the most basic requirements are presented;
the discussions here should not be considered replacements
for complete requirements analyses, .functional specifications,
and design specifications.
The reader is urged to refer to Section 4.3 when necessary
in order to review the ideas presented there concerning con-
figurations of cooperating microprocessors. While studying
the design examples below, the main principle of Section 3
should be borne in mind: the hardware used to implement the
proposed configurations must have associated with it software
development facilities that are comparable to the advanced,
high-level facilities available on large systems; otherwise,
the development of the reliable, computationally complex orbit
determination software desired will be too costly, if not im-
possible, to attain.
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6.1 MICROPROCESSOR-BASED ORBIT DETERMINATION FROM RAW DATA:
A GROUND SYSTEM
The first example is based upon the requirements for a sys-
tem built around the IMP-16 shoebox orbit determination sys-
tem. (A prototype of this system was built for testing in
the NASAJGSFC Code 580 environment. This prototype system,
although very similar to the example presented here, has a
different system architecture. Additional details are pro-
vided in References 39 and 13.) System specifications are
as follows:
•	 The system will use sequential estimation for solving
for the orbital state of a particular, low-altitude
(drag-perturbed) satellite.
•	 The system will be placed online with a particular
tracking data network and will be able to preprocess
two-way TDRS System (TDRSS) raw data for tracking
the satellite of .interest.
•	 The system will have a leased-line connection with
a mainframe, which will supply it with relay satel-
lite ephemeras data at a relatively low data rate.
•	 A printer will be available for system reports.
•	 The user will be able to control the system's opera-
tions from a provided terminal withcut degrading the
major processing of data therein. Only a temporary
suspension of printer activities during dialogues
between the user and the system via the terminal
will be tolerated.
From these minimal specifications, the microprocessor network
configuration depicted in Figure 6-1 can be offered as the
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initial system design. The following characteristics should
be noted:
•	 The three processors communicate via a mailbox sys-
tem utilizing shared memory (SM) (see Section 4.3).
This method of interprocessor communication need
not be augmented by interrupts, since such communi-
cation occurs on a relatively infrequent basis here.
•	 The actual hardware connection between each pro^-
essor and SM may be with a single system bus (a liar-
ness of shared communication lines with arbitration
hardware for resolving conflicts). The interfaces
for the tracking data network and the mainframe are
separate.
•	 The tracking data preprocessor (TDP) alone is ob-
ligated to meet the demands of the tracking data
network.
•	 The data management processor (JMP) is responsible
for the following:
-	 Handling user input from the terminal
Producing reports at the printer
- Handling all alarm conditions and requests from
other processors (i.e., serving as the traffic
controller for the mailbox system)
-	 Accepting relay ephemeris data from the main-
frame
- Performing 
	 lfor the relay ephem-
eris in anticipation of its need by the orbit
determination processor (ODP)
The facts that the leased-line rate is low, that terminal
	
^ M
	input/output is allowed to preempt printer output, and that
P
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all interprocessor communication is by the mailbox system
without interrupts involving the processors imply that the
DMP should not be subject to race conditions (congestion of
transactions) in its input/output. The executive of the DMP
will obtain at least one observation (range and range-rate
pair with its associated time tag) in anticipation of the
request from the ODP for that. This will arlow the DMP to
perform interpolation on the relay satellite orbit while the
ODP is processing the previous observation data. Decisions
must be made to ensure that the sending of output to the
printer does not tie up the DMP; for example, once a line
has been placed in a buffer for printing, it can be sent to
the printer by 44.,rect-memory access, or cycle-steal access,
rather than by single-word output instructions under proc-
essor control. This will allow the DMP to attend to its other
tasks. Of course, factors such as available buffer area
(Section 4.2) and printer capacity (Section 2.2.1) must be
considered in designing the output reports. An example of
the use of cycle-steal and single-word input/output (in a
spacecraft minicomputer) is provided in Reference 40,
pages 1-13 and 1-14.
The ODP is responsible for producing the corrected orbit
using a sequential filter to process the acquired TDRSS data.
A typical cycle of interprocessor action within the system
is the following:
1. The ODP places a request in the mailbox for the DMP
to provide a new, time-tagged range and range-rate
pair with corresponding relay ephemeris information.
2. The DMP has presumably already received the time-
tag for the next observation pair from the TDP (via
the "mail") and has performed the interpolation for
the relay position and velocity at that time. The
6-5
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DMP assembles all this data, together with the range
and range-rate measurements, in a buffer in SM and
places a message in the box for the ODP, telling it
where it can pick up the observation data.
3. The ODP periodically checks its mailbox (between
calls to major modules). It finds the response
from the DMP and reads in the observation data. It
fil shes this transaction by placing a message in
its (outgoing) box for the DMP, acknowledging re-
ceipt of the data.
4. The DMP picks up the message while scanning its
boxes. It can now work on setting up the next set
of observation data in anticipation of the next re-
quest from the ODP.
i
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The system described above should be realizable with micro-
processor hardware. The demonstration of the IMP-16 shoebox
system (without the preprocessor) showed the basic feasibility
of such a system. The features of DMA hardware for a separate
printer and the mailbox system rather than interrupt hardware
for interprocessor communication should help eliminate com-
munication problems that arise in system development and op-
eration.
6.2 MICROPROCESSOR-BASED ORBIT DETERMINATION AND EPHEMERIS
INTERPOLATION ON BOARD
This section uses the hypercube architecture described in
Section 4.3 to meet a set of hypothetical requirements for
a spacecraft mission. The following objectives must be met:
•	 Orbit determination will be done on board with a
sequential estimator.
•	 The system will process one-way and two-way raw
TDRSS data.
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•	 The system will accept upload data passed through
the main spacecraft, including
f
-	 User (self) spacecraft epoch element set
1
- Two-way raw TDRSS observation
Observation related data (e.g., relay satellite
ephemerides)
-	 Commands controlling the orbit determination
work
•	 The system will provide other processors in the
spacecraft with the satellite's position and veloc-
ity by interpolation from the most recent orbit de-
termination solution and ephemeris data generated
on board.
•	 Interpolation requests and responses will be carried
over one channel; l
 all other communication between
the orbit system and the outside will take place
over a second channel, which will be linked to the
 main spacecraft computer.
•	 In addition to upload data, the data and commands
b from the main spacecraft computer channel will in-
clude the following;
-	 Command initialization
' -	 Spacecraft clock time
-	 Request for status information
One-way raw TDRSS data received by the space-
craft
The term "channel" is used here to indicate a basic set of
communication lines between two processors, possibly in-
`"
eluding handshaking (control) 	 lines.
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The basic performance requirements such as orbit determina-
tion accuracy, orbit propagation and interpolation accuracy,
expected interpolation request load and maximum allowable
response times, and restart capabilities (e.g., after a ma-
neuver) are not specified here.
The basic hardware configuration is shown in Figure 6-2.
one cube, or node, is dedicated to ephemeris interpolation;
the second is concerned with sequentially estimating the
orbit; and the third is the tracking data preprocessor.	 The
OOP--specifically, processor 82--can be replaced by two proc-
essors that will work essentially in parallel on the sequen-
tial orbit estimation.	 This setup is shown in Figure 6-3, 
and the approximate timeline schedule of the	 processors'
	 P
computations appears in Figure 6-4.
Areas for further study relative to this configuration design
include the following:
•	 Basic timing relationships between different proc-
essors in the system must be well modeled and well
tested,
•	 For propagating across data gaps, processor B2a may
be used for orbit propagation, while processor B2b
is used for covariance propagation.
•	 The interpolator, node A, nominally receives ephem-
eris data from node B but does not output any data
to node B other than relay coordinates for observa-
tion modeling.	 Use of the interpolator to supply
node B with interpolated user spacecraft coordinates
for state transition matrix evaluations may be de-
sirable, especially when propagating across data
gaps in the manner previously described. 	 This
scheme has the advantage of keeping the covariance
6-8
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propagation independent of state i,l i ., egration.	 The
4 very nature of the state transition i:atrix, the
standard algorithms for its computation, and its
applications (for range rate partial derivatives
and covariance propagation) would probably make
tolerable the loss of accuracy through the use of
ry
interpolation as compared to high-order integration
and full force modeling. 	 The increase in inter-
processor communications and the I:ossible loss of
accuracy must be weighed.
The hypercube configuration design has the following advan-
tages:
1.	 The major functions can be computed in parallel.
2.	 Enhancements are relatively easy to implement 	 (e.g.,
more TDRSS observation types may be added to the
observation model and preprocessor).
3.	 Communication among this system's processors and
with the rest of the spacecraft is effectively
isolated from the computational processes of the
system.
4.	 The microprocessor hardware can be specialized to
meet fun-,tional requirements. Processors A2, B2
(B2a ;end Ub), and possibly C2 should have floating-
point hardware and should be more powerful 	 (i.e.,
fp.ster) models; the remaining processors can be
ftlower and do not require floating-point capabil-
ities.
The potential problem areas for the development and operation
of this system are as follows:
1.	 The space and power requirements must not exceed
spacecraft limitations.
44"1 2
,	 2.	 Designing the overall system communications will
require careful analysis of possible execution Mows
(e.g., the "communications processors" of each node
will probably assume important executive functions).
	
3.	 The overall system testing must be done in a rather
complex simulated environment; the design, imple-
mentation, and use of this simulator may require
more effort than the development of the software
for the individual processors.
a
0
t
r
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SECTION 7 - REVIEW OF MICROPROCESSOR-BASED
ORBIT APPLICATIONS DEVELOPMENT
The initial efforts by CSC in developing orbit propagation
and orbit determination syste,ls based upon microprocessor
hardware are described primarily in Section 2.2.3, with
references to these activities in several other sections
{# and in Appendixes A and B. 	 (The appendixes contain reprints
j	 ( of memoranda describing system bugs found in the IMP-16
system.)	 This section focuses on the major system flaws
encountered, especially those that illustrate the points
made in Sections 3 and 5 concerning microprocessor software
and hardware, respectively. 	 Section 7.1 summarizes the
IMP-16 development experience; Section 7.2 discusses the
s INTEL 8080 Orbit Propagator development experience.
7.1	 IMP-16 AND SM/PL EXPERIENCE
Several major deficiencies in the IMP-16 development system
severely impacted software development.	 These were
•	 Unreliability'of the compiler
# •	 Lack of a file system and an operating system in
y general
•	 Dependence on a program-controlled, serial (bit)
communication betweenP rocessors
•	 Inability to link external modules and to directly
x download code from the development machine to the
target machine
0	 Lack of facilities for transforming RAM code into
PROM code on an efficient, reliable basis and for
'° checking the PROM code efficiently
The unreliability of the compiler was one of the most in-
sidious problems.	 It eroded the programmers' confidence
in the end product of their source code, and it forced them
to change their approach toward the application at hand
from a problem-oriented (higher level) approach to a machine-
level approach.	 For programs of the length and complexity
yof those required for solving orbit determination problems,
.a this represents a considerable impediment to progress.
The lack of a file system and an operating system in general
N imposed upon the task programmers the considerable burden
of the bookkeeping for keeping track of the code under de-
velopment.	 In addition, there was no system protection
against the destruction of developed code on the floppy disks
by programmers' errors or system program anomalies. 	 There-
fore, the programmers had to spend time rearranging and
restoring code on the disk in order to compensate for, or
to prevent, the overwriting of existing code.
A final frustrating implication of the lack of an operating
system was felt during the unit testing and system testing
q- activities.	 The development of orbit determination software
requires much intermediate output, as discussed in item 5
of Section 2.2.1, to locate and fix bugs affecting the num-
erous computations present.
	
Without an operating system,
the input/output facilities are quite primitive. 	 The task
programmers had to obtain intermediate computational results
r	 1	 dumping	 e areas of memory containingby either ( )
	   th	 	 	 	  the
quantities of interest one number at a time or (2) modifying
several sections of code, recompiling, and reloading. 	 The
latter option involved working at a level that was much
lower than that achieved with standard input/output code
written with formatting statements; the former method was
extremely tedious and time consuming. 	 The time required for
almost all testing was thus significantly lengthened.
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IThe dependence upon a program-controlled, serial.. communica-
tion between processors accounted for much time spent in
trying to (dynamically) aeparate the computations performedM'	 i
by the dual IMP-16 shoebox processors from the communica-
tions taking place between them. The use of parallel trans-
mission between processors implemented with minimal program
control would have helped make the separation between com-
putations and communications distinct.
The final two deficiencies listed represent related problem
areas. The lack of relocatable code and automated external
reference-resolving facilities implied that a transfer of
code (consisting of many modules) from RAM to PROM had to
be accompanied by corresponding changes in the external 	 ;!
references in several places in the source code. It was not	 i!
rm	 until late in the task that a method (base page jump table)	 ^±
suitable for organizing this process was conceived and imple -
mented.
The greatest obstacle presented CSC task personnel in per-
forming the burning of PROM chips was the difference in RAM
and PROM locations in the development machine and the target
machine in which the PROM resides. 	 A new utility based on
the current but inadequate system loader had to be developed
for facilitating this process (see Reference 41). 	 The lack
of sufficient RAM in both sides (for both IMP-16 microproces-
sors) of the original shoebox and in the development system
implied that the entire system could not be tested in RAM
before being transferred to PROM.	 The unit tests and tests
combining RAM and PROM code exacerbated the manual external
reference resolving problems, since interrelated module
u addresses changed very often.	 Finally, the PROM code in each
side of the shoebox could not be verified directly for cor-
rectness against the binary image on floppy disk.	 Instead,
a complicated process of transferring the code from the disk
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to the development system and then to the shoebox in separate
segments (due to the restricted RANI space) for comparison
testing with the PROM code was necessary. The PROM chips
	
.	 (26 in all, for applications) could be tested only on an
individual basis in the PROM reading/burning system. Future
system builders who rely on PROM code for their final system
should be wary of any development system in which the trans-
formation from RAM to PROM is not straightforward.
I	 Certain features for PROM development would remedy many of
the problems experienced during the TMP-16 PROM development
k
phase. These are as follows:
tr
t	 The PROM space addressing in the development sys- 	 U
tem should be identical to that in the target sys-
tem. This would be extremely beneficial for systems 	 Ii
that have a limited capability for generating re-
	
Y	
locatable code. Advantages of the equivalent PROM
address spaces include the following:
-	 The transition from a working RAM version to
the final. PROM version via mixed PROM/RAM ver-
sions could be handled more smoothly.
-	 The final PROM development version would be
the final target version; no address transla-
tion would be required.
s	 The RAM space should be sufficiently large that a
major portion of, if not the entire, intended sys-
tem could be tested at once in RAM. This would
also allow for testing the completed PROM build
against its entire binary image in RAM.
•	 The compiler and (linking) loader si..)uld be com-
patible and should allow for producing a PROM ver-
sion load module in a straightforward manner.
0•	 The capability to read and burn several PROM chips
simultaneously should be available. This would
greatly accelerate the processes of producing,
verifying, and modifying PROM code.
0	 A test package with PROM chips containing test pat-
terns should be available for performing quick tests
of the accuracy of the programmer's PROM chips and
of the PROM system itself (see Section 5.1).
7.2 INTEL 8080 ORBIT PROPAGATOR DEVELOPMENT EXPERIENCE
The INTEL 8080 Orbit Propagator was developed by CSC on a
Tektronix 8002 development system. The final tested RAM
(	 code was downloaded to an INTEL 8080 in-circuit emulator,
which simulated PROM for the INTEL microprocessor. After
this test, code was burned into PRODS and successfully tested.
These final tests were carried out by GSFC Microprocessor
Development Facility personnel.
The Tektronix development had the following positive fea-
tures:
1. Disk file system
2. Operating system with reasonably flexible input/
output facilities
3. FORTRAN language with REAL*8 floating-point capa-
bilities (precision of approximated 16.7 digits)
±	 The following drawbacks impeded development:-
1.	 The FORTRAN language lacked some standard language
features such as the COMMON, DATA, and EQUIVALENCE
statements. Thus, large arrays of constant data,
such as the spherical harmonic coefficients, had
to be initialized and handled in an awkward, tedi-
ous, and inefficient manner.
C	 ''
'	 2.	 No facilities existed for linking separately com-
piled subroutines. Thus, all the orbit propagator
code (15 subroutines) had to be recompiled and re-
linked each time the code was modified.
3.	 The compiler and loader operations were slow--re-
compiling and reloading the entire propagator
_ without printing the listing took approximately
15 minutes.
4.	 No mathematical subroutine library was available on
the system.	 Thus, time had to be spend in devel-
oping the required routines 	 (see Section 3.1.5,
especially item 3).
5.	 The available floating-poJnt operations were im-
plemented entirely by system software. 	 The execu-
tion of code was thus exceeding ,slow.
	
The program
performed only two integration steps in approxi-
mately 40 seconds; using an Adams-Bashforth, Adams-
Moulton sixth-order predictor-corrector with a
Runge-Kutta fourth-order starter, lunar and solar
gravitational perturbations and a 4-by-4 geopoten-
tial field were modeled.	 The propagation rate was
approximately doubled when the third-body effects
were removed.	 Since +he propagator was built for
modeling orbits of the 5eosynchronous type, step
A sizes of 430 seconds were nominally taken, which
implies that propagating one orbit of such a satel-
lite with all effects modeled required approximately
1 hour of computation.
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SECTION 8 - CONCLUSION
The previous sections of this document have derived guide-
lines for aiding in the decisaonmaking processes involved
in the selection of hardware for building microprocessor-
based flight dynamics systems. The fields of hardware and
software development in general and specifically as related
to microprocessor systems have been presented. The specific
requirements for orbit determination systems and similar com-
putationally complex software have also been reviewed. Two
hypothetical orbit determination problems of interest have
been stated, and possible solution designs have been offered.
Finally, the experiences encountered in developing orbit
systems for GSFC have been summarized, with the focus being
on major system deficiencies and their impact on the develop-
ment process.
Thus, the main themes underlying the presentations in this
document are as follows:
I'
t
t
•	 The use of microprocessors for the solution of
flight dynamics problems appears to be feasible.
The completed systems described herein demonstrate
this.
•	 The development systems used for developing orbit
determination software (and flight dynamics soft-
ware in general) must offer system support software
that is appropriate for the problem; otherwise, the
development of such systems will be prone to long
delays, and the final systems may be much Less re-
liable than desired (due primarily to the diffi-
culty of modification and maintenance) (Sections 3,
4.1, 4.2 , and 7;
•	 The hardware components of the system should be
testable by supplied hardware diagnostic programs
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so as to ease the burden of hardware maintenance that
is unduly placed on the microcomputer programmer/
analyst (Section 5.1).
•	 The transfer of developed RAM code to PROM and the
methods of verifying the correctness of the PROM
code should be as straightforward and efficient as
possible, as described at the end of Section 7.1.
The DEC LSI-11 microcomputer is a prime example of a system
that comes close to meeting the criteria specified above.
The software development can be done on any member of the
completely compatible, well-tested, and well-maintained
family of PDP-11 minicomputers with all the required develop-
ment tools present.	 Floating-point microcode and maintenance
personnel from the manufacturer are available.
However, several precautions must be taken. 	 The require-
ments for space and power must still be weighed, especially
for spacecraft systems, and especially in view of the fact
that the LSI-11 processor is implemented on three chips
rather than on a single chip.	 Another point to be considered
is the fact that there is currently little experience or
history for use in evaluating the processes of downloading
developed code from the supporting minicomputer to the
LSI-11 and of burning the final code into PROM. 	 Thus, these
activities must be carefully planned and monitored.
The main conclusion that should be drawn from this document
is that state-of-the-art microprocessor technology can be
and must be exploited for flight dynamics applications. 	 It
is hoped that the experiences and guidelines presented in
this document will serve effectively in the selection process
of microprocessor hardware and the accompanying software
development systems for the applications of interest.
I 8-2
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CSC  COMPUTER SCIENCES CORPORATION
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Distribution
subject SYSTEM HARDWARE AND SOFTWARE BUGS
P,;i this memorandum, we present a list of bugs encountered In the MIP-16
development systems prior to and during the implementation phase of the orbit
determination system. The alms of this presentation are the following:
	
i	 e	 To inform the G5FC ATR of the time-consuming system debugging
that has been required thus far.
e	 To warn the future users of these system bugs and to supply work-
&rounds wherever possible.
in the sections that follow, the hardware bugs are presented first. The bugs
encountered in the manufacturer's system software, as well as in the Independently
vended SM/PL compiler, are detailed next.
1, Faulty Disk Drives
The 4th floor disk drives are Incompatible with those on the second floor. A
frequent symptom of this was the disk errors oncountered in the loader scratch
area when switching from one set of drives to the other. Furthermore, it appears
than just reading from a disk with the 4th floor apparatus adversely affects the
disk later when reading from it with the second floor drives. Thus, it is strongly
recommended that use of the 4th floor system be avoided entirely until the disk
drives are refurbished.
2. New Floppy Disks
A new floppy disk should be informally initialized by copying sector 0 from an
operational disk into sector 0 of the new disk. Then, the sectors of the new disk
should be written ,n consecutively from 1 to 267. Failure to due so may result
in disk errors.
1	 ,.
3. 'Memory Faults
x
5
	
	 The IMP memory has been known to go bad on occasions. When other debugging
efforts fail, the memory can be checked by a simple program to store, load, and
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to Task 885 File:
	
from C. Shenitz	 date July 3, 1978
D istribution
subject SYSTEM HARDWARE AND SOFTWARE BUGS 	 page 2
compare a test quantity in consecutive memory locations. The simple program
is Ls follows:
Object code Source code
3481 RCPY 3, 0
A300 ST 0, (3) ; Store pattern
D300 SUB 0, (3) ; Compare with original	 a
4B01 AISZ 3, 1 ; Prepare for next location
11FB BOC 1, .-4 ; Continue if location is good 	 f'.
2409 J1iP ®09 ; Jump to monitor, if location
is bad
Register 1 contains the pattern used for testing.
Register 3 points to the first location to be used for testing.
4. Mi ssing Chips	 !
If the IMP development system is used by a variety of users, it is possible
that the wrong CROM may be in the machine, in p13:e of the arithmetic
(double-precision) CROM needed for floating-paint applications. This possibility
should be checked If previously tested floating-point routines fail to execute.
5. Base Page Relocation
It was recently discovered that the loader automatically relocates base page
storage by .10 hex (added to object module's base- gage origin) without Informing
the user. Thus, the user who will be linking an SbI/PL program object module
must specify during compilation that the base-page locations start at a low
enough address such that location EO or higher is not reached. This will protect
the SM/PL pointers In FO through FF which are used by S1i/PL- compiled
modules.
6. Missing External References
The loader does nct flag missing (unresolved) external references. It outputs
a load module, as if everything was correctly specified. Thus, the programtr,-;,r
must check that all external references are resolved. This applies in particular
to external procedures declared in SM/PL programs by the pseudo-function
ASMPROC.
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r t]	 7. Order of Pointers In Cads
The SM/PL compiler will not generate the correct object code for the statement
CALYX ADDF (.A (d), . B (0), . A (0));
whereas it will correctly compile
CALL ADDF (.B (0), .A (0) 0 .A (0));
The user must avoid non-consecutive occurrences ofointers dot operator)P	 (
to the same variable in a subroutine call.
8. Too Many Blanks
Although the 5M/PL compiler is supposed to accept source code in free format
(with respect to the placement of blanks), the following occurred;
IF A<B THEN
CALL SUB (. Z (0));
	
s	 was flagged as bad syntax after 'CALL, while
IF A<B THEN CALL SUB (. Z (0));
was accepted.
9. Integer Multiplication and Division
If an integer multiplication (division) is used in an SDI/PL program whose
corresponding load module is called by another (independently compiled) SM/PL
program the main (first entered) SM/PL program must also contain an integer
' multiplication (division). If this rule is not adhered to, a base-page pointer
(location F7) will not be Initialized. This pointer Is required for the abuve
p	 operations.
10. Erroneous Maps
The map generated by an SNI/PL compilation will occasionally contain (obvious)
erroneous information. The specific storage length may be incorrect (but the
allocation is correct as seen by examining the neat variable's location). Often
misspellings occur. However, it does not appear that the corresponding object
	
x	 and load modules are defective.
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SM/PL Errors Caused by Faulty Addressing:
The usual way of accessing data is to use indirection via the nearby
pointer table. For instance, to load the contents of I into RO, the
compiler generates:
LD ROj = I
Often, however, the compiler chooses to exploit the current contents
of R2 to access the desired data. Suppose that I and J have consecutive
addresses. Then another way of loading RO with I is to perform:
LD ROj OFF 02)
provided that the address of J is in R2. Unfortunately, the compiler
does not sufficiently account for transfers of control when it determines
the current contents of R2.
Examples:
(1) Consider the nested do-loops:
DO 1-1 TO N;
DO J-1 TO N;
where I and J have, say,
consecutive addresses
END;
END;
The object code generated will be:
LI RO, X"0001
(#DO02) ST RO, I
LD R2, =N
SKG R0j 000 (R2)
JMP	 .+X'0002
JMP
	
#NOO2
LI ROj X'0001
(#DO03) ST ROI J
LD R2 =N
SKG R )000 02)
JMP
	 .+X'0002
(**)	 JMP
	 #ND03
B_2
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LI RD X'0001
LD R2, =J
ADD R0,000 (R2)
	
JMP	 #DO03
(#ND03) LI R0 N10001
(*) JMP R#^0^2 (R2)
(#ND02) . . .
The second ADD statement (*) would be correct if the address of J were
in R2. However, this statement is only accessed from the JMP #ND03(**).
Thus, the contents of R2 will be the address of N, and an error occurs.
This error can be avoided by placing an assignment statement between the
END statements.
(2) Consider a do-loop of the form:
DO I - K+1 TO N-,
END;
where I and K have consecutive addresses, say.
The compiler generates:
LI R01 X0001
LD R2 -K
ADD R j 000 (R2)
(0001 ST R0 OFF (R2)
LD R2N
SKG R j9 R2
JMP .+X002
JMP #ND02
Ll
( ) LD R2
RO XIA001
*
ADD R^jj 000 (R2)
JMP #D002
(#ND02)	 .
The store statement ( i'DO02) will not work after the first time through the
loop. Thin compiler assumes that R2 contains the address of K whsle the
incrementation of I has caused the address of I to be in R2 (see (*)).
This error will not occur with the simpler DO statement:
	
KP1	 K+1;
DO I = KP1 TO N;
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CPU
CSC
DMP
GPS
GSFC
IC
LSI
MSI
NASA
NSSC
ODP
ODS
PLA
PROM
RAM
SM
SMM
SSI
SST
TDP
TDRS
TDRSS
t
r
s
r
GLOSSARY
central processing unit
Computer Sciences Corporation
data management processor
Global Positioning System
Goddard Space Flight Center
integrated circuit
large-scale integration
medium-scale integration
National Aeronautics and Space Administration
NASA Standard Spacecraft
orbit determination processor
Orbit Determination System
programmable logic array
programmable read-only memory
random-access memory
shared memory
Solar Maximum Mission
small-scale integration
satellite-to-satellite tracking
tracking data preprocessor
Tracking Data and Relay Sate,I'" :*,e
TDRS System
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